
M2001 Series

5x7 mm, 3.3 Volt, CMOS/LVPECL/LVDS, Clock Oscillator










- Low cost oscillator series with jitter performance optimized specifically for Fibre Channel applications. CMOS, LVPECL, and LVDS versions available.
- Ideal for Fibre Channel, Storage Area Networks (SAN), and HDD Control



	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes
	Frequency Range	F	53.125		125	MHz	CMOS
			53.125		156.25	MHz	PECL/LVDS
	Operating Temperature	TA	(See Ordering Information)				
	Storage Temperature	Ts	-55		+125	°C	
	Frequency Stability	∆ F/F	(See Order	ing Inform	nation)		See Note 1
	Aging						
	1st Year			±2		ppm	
	Thereafter (per year)			±1		ppm	
	Input Voltage	Vcc/Vdd	3.135	3.3	3.465	V	
	Input Current	Vdd/ldd			60	mA	CMOS/LVDS
					100	mA	PECL
s	Output Type						CMOS/PECL/LVDS
Electrical Specifications	Load		15 pF				CMOS (See Note 2)
cat			50 Ohms to	Vcc -2 V	DC		PECL (See Note 3)
ļ ij.			100 Ohm d	ifferential	load		LVDS (See Note 4)
Spe	Symmetry (Duty Cycle)		45	50	55	%	50% Vdd (CMOS)
la	(Per Symmetry Code)		45	50	55	%	Vcc -1.3 VDC (PECL)
ļ ţi.			45	50	55	%	1.25 VDC (LVDS)
l ĕ	Output Skew				200	ps	PECL
	Differential Voltage	Vo	250	340	450	mV	LVDS
	Logic "1" Level	Voh	90% Vdd			V	CMOS
			Vcc -1.02			V	PECL
			1.375			V	LVDS
	Logic "0" Level	Vol			10% Vdd	٧	CMOS
					Vcc -1.63	V	PECL
					1.125	V	LVDS
	Output Current		-4		+4	mA	CMOS
	Rise/Fall Time	Tr/Tf			3	ns	CMOS @ 20/80%
				0.35	0.55	ns	LVPECL @ 20/80%
				.50	1.0	ns	LVDS @ 20/80%
	Tristate Function		80% Vdd min or floating: output active 20% Vdd max: output disables to high-Z				
	Start up Time		5 ms			ms	
	Peak to Peak Jitter (+/-)	Tj	_	10	15	ps	@ BER 1E-12 (See Note 5) CMOS
Ш				15	20	ps	PECL/LVDS

- 1. Inclusive of initial tolerance, deviation over temperature, shock, vibration, voltage, and aging.
- See load circuit diagram #2.
 See load circuit diagram #5.
- 4. See load circuit diagram #9.
- 5. See jitter test circuit in Figure 1.


MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.








CMOS Output




SUGGESTED SOLDER PAD LAYOUT




Pin Connections					
PIN	FUNCTION				
1	Tristate/NC				
2	Gro und				
3	Output				
4	+Vdd				

LVPCEL/LVDS Output




SUGGESTED SOLDER PAD LAYOUT



Pin Connections

I III Odillicctions					
PIN	FUNCTION				
1	Tristate				
2	N/C				
3	Ground				
4	Output1/ Q				
5	Output2/ Q				
6	+Vdd				

Figure 1



MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.